Research Output

One-bit adder design based on Reed-Muller expansions.

  It has been claimed for some time that the Reed-Muller technique can yield a simpler arithmetic circuit if it is employed in the design procedure. In fact, no practical application in this field can be found in the open literature. This paper attempts to demonstrate a practical one-bit adder design that is based on the Reed-Muller expansion. Although the one-bit adder is simple, no method can always guarantee to obtain both a time and area optimal circuit. In this paper, a procedure to design both a time and area optimal one-bit adder in static CMOS circuits is presented. Some issues are also addressed for practical logic circuit design.

  • Type:

    Article

  • Date:

    31 October 1995

  • Publication Status:

    Published

  • Publisher

    Taylor & Francis

  • DOI:

    10.1080/00207219508926289

  • ISSN:

    0020-7217

  • Library of Congress:

    QA75 Electronic computers. Computer science

  • Dewey Decimal Classification:

    621.389 Computer engineering

Citation

Guan, Z. & Almaini, A. E. A. (1995). One-bit adder design based on Reed-Muller expansions. International Journal of Electronics. 79, 519-529. doi:10.1080/00207219508926289. ISSN 0020-7217

Authors

Keywords

Arithmetic circuits; Circuit design; CMOS; Logic circuits; Reed-Muller; One-bit adder; Time optimal; Area optimal;

Available Documents