Automated synthesis and optimization of multilevel logic circuits

 

  • Dates:

    1997 to 2001

  • Qualification:

    Doctorate (PhD)

Project Team